Here we review recent progress in cooling micro/nanoelectronic devices significantly below 10 mK. A number of groups worldwide are working to produce sub-millikelvin on-chip electron temperatures, motivated by the possibility of observing new physical effects and improving the performance of quantum technologies, sensors and metrological standards. The challenge is a longstanding one, with the lowest reported on-chip electron temperature having remained around 4 mK for more than 15 years. This is despite the fact that microkelvin temperatures have been accessible in bulk materials since the mid 20th century. In this review we describe progress made in the last five years using new cooling techniques. Developments have been driven by improvements in the understanding of nanoscale physics, material properties and heat flow in electronic devices at ultralow temperatures, and have involved collaboration between universities and institutes, physicists and engineers. We hope that this review will serve as a summary of the current state-of-the-art, and provide a roadmap for future developments. We focus on techniques that have shown, in experiment, the potential to reach sub-millikelvin electron temperatures. In particular, we focus on on-chip demagnetisation refrigeration. Multiple groups have used this technique to reach temperatures around 1 mK, with a current lowest temperature below 0.5 mK.
I. INTRODUCTION
Millikelvin electronic measurements of micro/nanoscale devices and materials are used in a wide range of fields; from quantum technology, materials science and metrology to observational astrophysics and dark matter searches. In some cases, physical effects emerge at low temperature that provide a new and useful electronic behaviour, such as superconductivity or conductance quantisation. In other cases, low temperatures provide a "quiet" environment that can, for example, improve the signal-to-noise ratio of sensitive detectors or increase the coherence time of qubits. Regardless of the goal, or the refrigeration technology used, it remains challenging to cool the conduction electrons in a nanoscale device or material significantly below 10 mK. As the temperature drops, the thermal coupling between conduction electrons and the host lattice weakens and the heat capacity of the electronic system falls. This makes the electron temperature more sensitive to parasitic heating. In a nanoscale structure, where the physical size already limits the electronic heat capacity, it is very challenging to maintain low electron temperatures against the incoming heat from electromagnetic radiation, eddy-current heating, nearby hot insulators, and the electronic connections needed for measurement. This review outlines the current progress in cooling nanoelectronic systems below 10 mK, and the potential for new techniques to reach electron temperatures deep in the microkelvin regime.
The ability to access low-millikelvin or microkelvin * j.prance@lancaster.ac.uk temperatures in nanoelectronic structures brings the exciting possibility of unexpected discoveries in a new regime. But there are also immediate goals that motivate much of the work we discuss here. Low electron temperatures are needed to observe new predicted electronic phases, including exotic quantum Hall states [1] [2] [3] [4] [5] , topological insulators [6] , collective electron-nuclear spin states [7] [8] [9] [10] , insulating ground states in 2D systems [11, 12] and superconductivity in some materials [13] . In established applications, lower electron temperatures may improve coherence times of semiconductor and superconducting qubits [14] [15] [16] and hybrid Majorana devices [17] [18] [19] , as well as reducing error mechanisms in metrological standards such as charge pumps [20, 21] and quantum Hall resistance standards [22] .
This review focuses on cooling techniques that we know to have successfully produced on-chip electron temperatures significantly below 10 mK in experiment. We will not discuss emerging refrigeration techniques, such as micro/nanoscale electronic coolers, that may be able to reach ultralow temperatures but have not yet done so in experiment. More information on micrometer-scale refrigeration can be found in recent reviews such as [23, 24] . We will also not discuss ultralow temperature thermometry in detail, although this is obviously an important and relevant topic. Information about the current state of metrology in ultralow temperature thermometry can be found in [25] . More information about techniques that are particularly relevant to micro/nanoelectronic devices at ultralow temperatures can be found, for example, in [26] [27] [28] for noise thermometry, [29] [30] [31] [32] for Coulomb blockade thermometry and [33] [34] [35] for quantum dot-based thermometry. Almost all of the work discussed below makes use of one or more of these thermometry techniques.
II. COOLING TECHNIQUES AND HEAT FLOW IN NANOELECTRONIC DEVICES
When trying to cool micro/nanoelectronic devices to ultralow temperatures, experimentalists are faced with several unfavourable physical scaling laws: the heat capacity of the conduction electrons falls with temperature, as does their thermal coupling to other electronic systems and to phonons in the host lattice. To achieve an electron temperature T e that is close to the base temperature of the surrounding environment, parasitic heat leaks into the conduction electrons need to be carefully managed. What this means quantitatively depends on the details of each sample and how it is coupled to its local environment; however, the scaling laws, discussed in more detail below, demonstrate the extent of the challenge of moving to lower temperatures. As a trivial example, consider a device that has been well-thermalised to a refrigerator operating at 10 mK by cooling through bond wires and keeping the total parasitic heat leak below 1 fW. The same device could require a total heat leak below 10 aW to stay similarly well-thermalised to a refrigerator operating at 1 mK. In this section, we outline a general thermal model for an on-chip conductor at low temperatures and use this model to illustrate the various cooling techniques that can be employed to reach on-chip electron temperatures below 10 mK.
A. Thermal model
The thermal model is outlined in Fig. 1 . It shows several channels that are available to remove heat from the conduction electrons in an on-chip material. The thermal resistances of the channels are temperature dependent and so the optimal way to cool the electrons will also change with temperature. The details of the thermal resistance for each cooling channel may be different in different samples, but the illustration in Fig. 1 is often a useful approximation and could apply to, for example, conduction electrons in a semiconductor nanostructure or in a thin-film metal circuit. In the following discussion we use the simple example of a metal conductor on the surface of an insulating substrate.
In the first instance, conduction electrons in an on-chip material are coupled to phonons and spins in the same material. In many commonly-used metals and semiconductors, the low-temperature thermal coupling between conduction electrons at temperature T e and phonons at temperature T p is given by the heat floẇ
where Σ is a material-dependent coupling constant and V is the volume of the material. Note that the exponent of the temperatures in this equation is commonly accepted to be 5 in many materials [36] [37] [38] , however in some systems, particularly those confined to fewer dimensions, it has been observed to take other values 2 < n ≤ 5 [29, 31] . Typical values of Σ measured below 1 K range from ∼ 0.01 × 10 9 W m −3 K −5 in doped semiconductors to ∼ 1 × 10 9 W m −3 K −5 in metals [23] . If the on-chip material contains spinful nuclei, heat will flow between the nuclear spin bath and conduction electrons through spin-lattice relaxation. In the limit of small nuclear Zeeman splitting (g n µ n B k B T , where g n is the g-factor, µ n is the nuclear magneton and B the magnetic field), the spin-lattice relaxation rate τ −1 1 is proportional to T e and characterised by the Korringa constant κ = τ 1 T e [39] . Also in this limit, the heat capacity of the nuclei is above the Schottky anomaly and follows C n ∝ B 2 /T n . The thermal coupling between conduction electrons and the nuclear spin bath at temperature T n is then given by the heat flow [40, 41] Q en = λ n n µ 0 κ
where λ n is the molar nuclear Curie constant of the material, n is the number of moles and µ 0 is the permeability of free space. Equation 2 has been experimentally verified in a broad range of metals and semiconductors [36] and we will assume that it is valid in the following discussion. However, it should be noted that deviations from the Korringa law, which invalidate Equ. 2, have been observed in some metallically-doped semiconductors below 10 K in the disordered, interacting regime [42] , semiconductors doped close to the metal-insulator transition [43] and Kondo metals [44] . The thermal model in Fig. 1 shows an on-chip material that contains a thermal bath of nuclear spins. The same basic model could also apply to a material that contains paramagnetic impurities. In this case, the nuclear spin bath is replaced by a bath of electron spins bound to impurities or dopants. The thermal resistance between these spins and the conduction electrons will be determined by the spin relaxation time. The heat capacity of the spin bath is likely to include a Schottky anomaly in the millikelvin temperature range [45] .
While the heat flows described by Equ. 1 and 2 redistribute energy between the thermal subsystems of an on-chip material, the thermal resistances R WF and R K determine how well the material is coupled to the outside environment. The thermal resistance R WF represents electronic heat conduction through the electrical connections to a device. It is related to the electrical resistance R of the connection via the Wiedemann-Franz law
where T is the temperature of the outside environment. In practice, the value of R can be chosen across a wide range. The resistance of a single gold bond wire, including contact resistance, can be less than 10 mΩ at low temperatures [46] . On the other hand, the electrical resistance can easily be increased above 10 kΩ by including on-chip thin-film resistors or tunnel junctions [47] [48] [49] [50] . The final component of the thermal model is the phonon boundary (Kapitza) resistance R K , which is typically between the on-chip conductor and the substrate. The value of R K depends on the substrate material and the on-chip material, as well as the microscopic properties of the interface [51] . The boundary resistance roughly scales as R K ∝ T −3 with a prefactor that depends on the acoustic mismatch between the two materials, the strength of scattering at the interface and the area A of the interface. For common metals (including Al, Cu, Au, In) on insulating substrates (Sapphire, Quartz, Si) expected values are AR K T 3 ∼ 10 −2 K 4 m 2 W −1 [51] . Because it is difficult to control the quality of interfaces in experiment, a precise prediction of R K is rarely possible. However, at ultralow temperatures it is common to find R ep R K and therefore cooling of the conduction electrons through phonon channels is not limited by R K . In some samples, for example a semiconductor 2D electron gas, the conduction electrons are inside the substrate material and couple directly to the substrate phonons. In this case, R K may be omitted from the thermal model or it may be used to represent the boundary resistance between the substrate and its support.
All of the thermal channels shown in Fig. 1 have temperature-dependent thermal resistances. Figure 2 shows predicted values of the corresponding thermal conductances for two example situations. In the first example, shown in Fig. 2 (a), a thick (∼ µm) on-chip copper film has a low-resistance electrical connection to some off-chip wiring. Both the external wiring and substrate chip are assumed to be macroscopic and well-thermalised with the refrigerator. Above ∼ 1 K, the on-chip conduction electrons are primarily coupled to the refrigerator through phonons. At lower temperatures, the phonon channel closes rapidly and the bond wire provides the strongest thermal connection to the refrigerator. At tem-peratures 1 K, cooling of the on-chip electrons will mostly happen through the bond wire, with a base electron temperature determined by the parasitic heatinġ Q par and the thermal resistance R WF . The second example, shown in Fig. 2(b) , is a similar system but with a 0.1 T magnetic field present and 10 kΩ electrical resistance added between the external conductor and the on-chip copper. In this case, the magnetic field increases the thermal coupling between the conduction electrons and the spin-3/2 nuclei in the copper, and the electrical resistance is large enough to thermally isolate the conduction electrons from the off-chip wiring across the whole temperature range. This example shows that, for some devices, the conduction electrons can be most strongly coupled to other on-chip thermal subsystems at ultralow temperatures. It also demonstrates the challenge of cooling high-impedance devices such as single-electron transistors (SETs) or semiconductors with resistive ohmic contacts. Comparing the two examples in Fig. 2 , the parasitic heating would need to be 10 6 times smaller for the high-impedance case to to reach the same electron temperature as the low impedance case.
The steady-state electron temperature in the thermal model is only determined by thermal resistances, the amount of parasitic heating and the temperature of the cold reservoir (refrigerator). However, the heat capacities of the various subsystems are needed to understand any dynamic behaviour. Figure 3 shows how the heat capacities of two example materials vary with temperature between 3 K and 100 µK. The heat capacity of the conduction electrons falls linearly with temperature, making the instantaneous on-chip electron temperature more sensitive to intermittent sources of heat. In the case of undoped silicon, shown in Fig. 3 (b), its total heat capacity drops all the way down to 100 µK, where it reaches a value ∼ 10 10 times smaller than the room temperat- Figure 2 . Predicted thermal conductances for the model shown in Fig. 1 in two example situations. In both, the on-chip conductor is a copper film of size 205 µm × 38.5 µm × 5 µm (similar to the device in [52] ). Its substrate is a silicon chip, which is assumed to be well-thermalised to the external refrigerator at temperature T . In (a), the on-chip electrons are electrically connected to well-thermalised external wiring through a low-resistance (10 mΩ) bond wire. This path provides the strongest thermal connection to the electrons for T 1 K. No external magnetic field is applied and the internal magnetic field is assumed to be 0.36 mT, the effective dipolar field in copper. In (b), the resistance of the electrical connection is 10 kΩ and a magnetic field of 0.1 T is applied. As a result, coupling between the on-chip electrons and the external refrigerator is much weaker for T 1 K and, below a few millikelvin, the nuclear spin bath in copper becomes strongly coupled to the electrons.
ure phonon heat capacity. The situation is different in copper, as shown in Fig. 3 (a), because its total heat capacity is boosted below ∼ 1 mK by the presence of a nuclear spin bath. The nuclear heat capacity grows with applied magnetic field, moving the crossover to higher temperatures. At ultralow temperatures, the heat capacity of copper will be dominated by this contribution, even with zero applied magnetic field due to the internal magnetic field b = 0.36 mT [36] . The heat capacity of the nuclear spin bath can be used to stabilise the electron temperature [since R en R ep , as shown in Fig. 2 (b)] and even to cool the electrons through demagnetisation refrigeration, as discussed below.
B. Cooling techniques
The combination of higher thermal resistances and lower electronic heat capacity makes it difficult to reach on-chip electron temperatures below 10 mK using standard experimental techniques in a dilution refrigerator. The most common approach, which works well at higher temperatures, is to ensure that the substrate and external wiring are well thermalised through solid contact with the coldest stage of the refrigerator, and to reduce parasitic heating and dissipation in the device as much as possible. Often, the latter requires careful filtering of electrical noise in the incoming wiring. For successful examples demonstrating 6 mK T e 10 mK, see [33, 34, [53] [54] [55] [56] [57] . Reaching significantly lower on-chip electron temperatures requires a different approach to thermalising the sample and different refrigeration technology, since even the best dilution refrigerators are limited to temperatures above 1 mK [58] .
Demagnetisation cooling is, at present, the most widely used technique for cooling bulk materials below the base temperature of a dilution refrigerator. It is used in low temperature laboratories [59] and has been applied, although much less widely, to cool micro/nanoelectronic devices. It is an application of the magnetocaloric effect, first discovered in iron in 1883 [60] , whereby the temperature of a suitable material can be changed upon the application of a magnetic field. This occurs in materials that are paramagnetic by virtue of an electronic magnetic moment or as a result of the nuclear spin. Nuclear paramagnets are most relevant for the temperature range discussed in this review, and the corresponding cooling technique is known as adiabatic nuclear demagnetisation.
The principle of demagnetisation cooling is well established. For overviews, see for example [36, 41, 59] . Here we provide a brief outline for those unfamiliar with the topic to aid understanding of later sections. Nuclear demagnetisation refrigeration operates by controlling the Zeeman splitting of the nuclear spin energy levels in an applied magnetic field. For small magnetic fields, the Zeeman splitting is much less than the thermal energy k B T , leading to a random spin-orientation distribution throughout the refrigerant. This gives an entropy contribution of S = R ln(2I + 1), for R the ideal gas constant and I the nuclear spin. In suitable materials [61] , where this is the dominant entropy contribution, a significant entropy reduction can be obtained by ordering the spin orientations in a large magnetic field. This can be used as part of a cooling technique by first applying a magnetic field of ∼ 10 T and then waiting for the nuclear spins to thermalise to the base temperature of a dilution refrigerator (a process termed precooling). The refrigerant is then thermally isolated from the mixing chamber of the dilution refrigerator, allowing it to remain at approximately constant entropy, and the magnetic field is swept This could be, for example, silicon in the channel of an accumulation-mode FET. In both materials, Cp is insignificant for T 1 K. Even in zero applied magnetic field, the total heat capacity of copper is dominated by Cn for T 1 mK. The contribution from Cn grows as the square of applied magnetic field.
down, producing cooling.
The molar nuclear spin entropy is approximately [62] S ≈ R ln(2I
This shows that the entropy is entirely a function of B/T n , meaning that the minimum attainable final temperature is given by
are the initial and final magnetic fields, respectively. Note that the total magnetic field consists of the externally applied field B ext and the effective nuclear internal field b, which arises from the magnetic dipole interactions in the nuclei. These fields combine to give the total field B = B 2 ext + b 2 . Cooling by demagnetisation often uses elaborate refrigeration stages [59] on state of the art, custom-built dilution refrigerators [58] , or vibration isolated systems on commercial, cryogen-free dilution refrigerators [63, 64] . While these systems can readily reach bulk electron temperatures ∼ 100 µK, it is not straightforward to use them to cool a nanoelectronic sample to similar temperatures. In the remainder of this review, we will discuss recently developed techniques that can be used to overcome some of the challenges and effectively apply demagnetisation refrigeration to micro/nanoelectronic devices and samples.
III. IMMERSION COOLING
In the context of low temperature micro/nanoelectronic devices, immersion cooling means immersing parts of the experiment, including the device, in liquid helium to improve thermal contact with the coldest stage of a refrigerator. This coldest stage may be the liquid helium refrigerant inside the mixing chamber of a dilution refrigerator or the solid refrigerant of a demagnetisation refrigerator. The helium in the immersion cell may be either 3 He, 4 He, or a mixture of the two and, depending on the working temperature, may be in either the normal state or the superfluid state. Thermal contact to liquid in the immersion cell is often improved by the use of sintered metal-powder heat exchangers, which provide an extremely large solid/liquid contact area to counteract the boundary resistance at the solid/liquid interface [36, 65] . For example, a sintered silver heat exchanger with a volume of a few cubic centimetres may have a contact surface area ∼ 10 m 2 [66] . In the context of the thermal model discussed above, immersion cooling can be used to ensure that the substrate, off-chip wiring and the sample environment (which contributes toQ par ) are all well thermalised at the base temperature of a refrigerator.
Immersion cooling has been used to thermalise micro/nanoelectronic devices to the base temperature of dilution refrigerators [5, 12, 31, 35, 67, 68] and demagnetisation refrigerators [11, 46, 69, 70] . In all cases where a separate immersion cell is used, sintered metal powder heat exchangers are used to make thermal contact between the helium in the cell and the cold metal parts of the refrigerator. In many cases, sintered silver heat exchangers in the immersion cell are also used to make good thermal contact with the off-chip wiring [5, 11, 12, 31, 46, 67, 69, 70] . The aim is to cool on-chip electrons through electronic heat conduction, exploiting the T −1 scaling of the electronic thermal resistance (Equ. 3) in preference to the T −4 scaling of the electron-phonon thermal resistance (Equ. 1). This approach is particularly effective for samples with a low electrical contact resistance, and optimising sample fabrication for lower resistances can produce lower base electron temperatures [46] .
Despite significant efforts, electron temperatures reached with immersion cooling are rarely below ≈ 4 mK. Pan, Xia, Tusi and co-workers [69, 70] found an electron temperature of 4 mK in a GaAs/AlGaAs 2D electron gas using a 3 He immersion cell cooled by a PrNi 5 nuclear demagnetisation stage. Some of the same authors have also reported temperature-dependent behaviour down to 0.5 mK in a similar experiment [11] . At Lancaster University, Bradley et al. [31] reached an electron temperature of 3.7 mK in an experiment where a Coulomb blockade thermometer (CBT) was placed in the mixing chamber of a dilution refrigerator, rather than in a separate immersion cell. A 3 He immersion cell cooled by a copper nuclear demagnetisation stage has been used to reach an electron temperature below 2 mK in a 2D electron gas, as measured using current-noise-sensing thermometry [46] . While successful, experiments of the type described above require custom-made or significantly customised refrigerators. Nicolí et al. [35] developed an immersion cell to reach an electron temperature of 6.7 mK in a gated, GaAs/AlGaAs quantum dot in a commercial, cryogen-free dilution refrigerator. While still technically challenging, this experiment did not require significant modification of the dilution refrigerator (for example, opening the mixing chamber) and no additional magnetic cooling stage was added.
In principle, immersion cooling can be used to reach low-millikelvin electron temperatures in a commerciallyavailable dilution refrigerator. However, if significantly lower temperatures are needed, it is also necessary to employ nuclear demagnetisation refrigeration. In the following section, we describe how demagnetisation cooling can be used to directly refrigerate off-chip wiring, potentially bypassing the need for an immersion cell.
IV. DEMAGNETISATION REFRIGERATION OF ELECTRICAL CONTACTS
In traditional microkelvin experiments, the measurement wiring is typically thermalised at the lowest temperatures on a single nuclear demagnetization stage by wrapping a long section of wiring but making thermal contact only through a thin layer of electrical (and thus thermal) insulation, preventing undesired electrical shorting. At temperatures below 10 mK, or certainly below 1 mK, this becomes prohibitively inefficient. In this section we summarize the results obtained using networks of demagnetisation stages, where each measurement lead passes through its own nuclear refrigerator (NR). This eliminates the weak cooling link through an electrical insulator and replaces it with electronic Wiedemann-Franz cooling. The approach has been implemented in three successive versions at the University of Basel. We describe these experimental setups and review measurements of micro/nanoelectronic devices cooled through nuclear refrigeration of their measurement leads. The first two generations of nuclear stages were developed for a Leiden cryogenics MNK wet dilution refrigerator. The third gen-eration was installed on a Bluefors LD dry dilution refrigerator.
A full schematic of the latest (3rd generation) demagnetisation setup, installed on a Bluefors LD refrigerator, is shown in Fig. 4 . With increasing generation of demagnetization stage, the lowest electron temperature after demagnetization in the NRs was reduced from 1 mK in [71] to 0.2 mK in [72] and finally to 0.15 mK in [73] . The improvements result mainly from increasing the amount of copper per plate (0.57 mol / 1 mol / 2 mol) while optimizing the geometry for reduced eddy-current heating and increasing the diameter of the silver wires (1.27 mm / 1.27 mm / 2.54 mm) connecting the NRs to silver sintered heat exchanges residing inside the mixing chamber. Finally, the surface area of the silver sintered heat exchangers, as determined from BET surface area analysis [74] , was increased from 3 m 2 in the first two generations to 9 m 2 in the third generation. An overview of relevant system parameters for the different generations of demagnetization stage is given in table I.
Measurement setups on both dilution fridges (wet and dry) use ≈ 1.5 m long thermocoax cables from room temperature down to the mixing chamber, which are excellent microwave filters in the few GHz to the high THz regime [33, 76, 77] . The wires are thermally anchored at all relevant temperature stages of the dilution refrigerator. In order to also obtain strong microwave attenuation in the MHz regime, additional home-built Agepoxy microwave filters with > 100 dB attenuation for frequencies above ≈ 200 MHz are installed at the MC level in both experimental setups. Transmission spectra for the microwave filters and a thermocoax cable for comparison are shown in Fig. 5 . The filters consist of ≈ 2.5 m of Cu wire with thin insulation, embedded into a conductive Ag-epoxy matrix, thus leading to excellent thermalisation properties in addition to the filtering [33] , as demonstrated on a wet dilution refrigerator without a demagnetization stage where electron temperatures of 7.5 mK were obtained in two metallic Coulomb Blockade Thermometers (CBTs).
Three different types of nanoelectronic devices have been investigated on the second generation nuclear stage: quantum dots fabricated on GaAs/AlGaAs heterostructures [79] , normal metal-insulator-superconductor tunnel junctions (NIS) [72] , and metallic CBTs [29] . All devices were installed at the sample stage located some distance below the NRs and were held at constant magnetic field (zero field in case of the quantum dot and NIS samples and a small finite field in case of the CBTs). The nuclear demagnetization experiments discussed in the following therefore reveal information solely about cooling devices through their electrical contacts.
The GaAs quantum dots were investigated in two modes of operation, direct transport and charge sensing. In the first method, a small source drain bias of V SD = 70 µV was applied to a single quantum dot and the resulting DC current, shown in Fig. 6 , was measured as a function of plunger gate voltage V p used to shift the quantum dot level with respect to the source and drain chemical potential. In the limit of small tunnelling rates, the temperature broadening of the resulting DC current steps can be fit with a Fermi-Dirac distribution to obtain separately the electronic temperature of the adjacent source and drain leads. Strictly speaking, this method holds only in two-dimensional systems where the density of states is constant and thus the shape of the current profile (given by the integral over energy of the density of states multiplied by their occupation probability) is determined only by the Fermi-Dirac distribution. In practice, changes in the density of states for 1D and 3D systems are small on the energy scale of a few µeV such that this analysis is also valid for current leads with any dimensionality (complications may arise from local mesoscopic fluctuations that can induce sig- nificant changes in the density of states). The resulting electron temperature obtained from direct DC transport was 11 ± 1 mK at a refrigerator temperature of 9 mK. The second method of quantum dot thermometry relies on charge sensing using the double quantum dot device shown in the inset of Fig. 6 (b) (SEM image of a similar device). The charge stability diagram obtained from the sensor quantum dot located on the right-hand-side of the device is shown in Fig. 6(c) and exhibits the typical honeycomb structure for double quantum dots with charge occupation as indicated in the figure. Charge sensing works with with arbitratily low tunneling rates in the dots, allowing them to remain in the temperature broadened regime to aribtrarily low temperatures. Thermometry was carried out by scanning across the (0,0)-(0,1) charge transition line as a function of the right wall ['wr' in Fig. 6(c) ] gate voltage and fitting the current profile obtained from the sensor quantum dot with a Fermi-Dirac distribution. The lowest electron temperature obtained from 6 consecutive charge sensing traces in this case was 10.3±4.4 mK. These measurements were mainly limited by 1/f noise from the semiconductor wafer.
We note that in contrast to direct transport measurements, where the lever-arm (the conversion between gate voltage and quantum dot energy) can be extracted directly from a single DC bias trace and is given by the width of the current step and applied DC bias, the present method requires high temperature calibration. Here the sample is heated up to a regime where the mixing chamber temperature and electronic device temperature are assumed to agree, which then allows for extraction of the lever-arm from the broadening of the charge transition line. Alternatively, the charge transition line may be also explored as a function of applied DC bias, see [79] , resulting in a lever-arm of unity for the given set of parameters, thus eliminating the need for high temper- ature calibration. Consistent results have been obtained with both approaches. We note two difficulties in measuring ultra-low temperatures using quantum dots. First, due to the small dimensionality of the device, those systems are very susceptible to charge fluctuations in the host waver material, typically on the order of 1 µeV [80] , and second, voltage noise in the electrical contacts can translate directly into an elevated electron temperature reading.
Metallic CBTs are simple to use two-terminal devices that allow for precise thermometry down to the few millikelvin regime and below. The devices consist of parallel chains of metallic islands separated by tunnel junctions (usually aluminium oxide). In contrast to quantum dots, which are operated in deep Coulomb blockade, the CBT islands are in the high temperature limit where their charging energy E C is comparable to the thermal energy k B T e . The conductance of the CBT exhibits a dip around zero bias, and both the width and the depth of the dip are temperature dependent and can be used for thermometry. The applied AC and DC bias, and any voltage noise, is equally divided between the junctions in each chain of islands on the CBT. This reduces the demands on the environmental noise level compared to quantum dot thermometry. Fig. 7(a) shows the bias dependence of three CBTs with differing total resistance. A full fit to the bias dependence (dashed black curves) delivers the charging energy of the device and the corresponding electron temperature [81] .
Higher electron temperatures (14.9 mK / 12.2 mK / 11.4 mK) were obtained for the lower resistance devices (67 kΩ / 175 kΩ / 4.8 MΩ) during regular operation of the dilution refrigerator, consistent with the notion of better isolation from the environment due to larger resistances. Only little cooling is observed during the off-chip adiabatic nuclear demagnetization (the device resides on a sample holder at compensated magnetic field), lowering the electron temperature of the 4.8 MΩ device from 11.4 mK to 9.5 mK upon reduction of the Cu-plate temperature from ≈ 10 mK to 2 mK. This is not so surprising since Wiedemann-Franz cooling through the sample leads is expected to be effective only for low impedance devices, as illustrated in Fig. 2 .
Presumably the small temperature reduction upon demagnetization results mainly from the sample holder being cooled by a nuclear refrigerator through a massive, 99.999% pure (5N), silver wire which results in slightly improved cooling of the CBT through its insulating substrate.
Next we review thermometry results from normal metal-insulator-superconductor (NIS) devices.
The sharp quasiparticle peak in the density of states of the superconductor provides an ideal probe to measure the thermal broadening of the distribution of occupied states in the adjacent normal metal. In order to do so, an insulator is sandwiched between the normal metal and the superconductor. This is such that the creation of Cooper pairs is highly suppressed, and therefore the resulting DC current through the device, as a function of bias voltage V , reflects the superconducting gap. The electron temperature T A N can then be directly extracted by performing a linear fit [solid black lines in Fig. 8(a) ] to the onset of the quasiparticle current I in logarithmic scale, i.e. T A N = e/k B · dV /d(ln I) where e and k B are the elementary charge and the Boltzmann constant, respectively. Alternatively, a fit to the full bias profile can be applied [dashed red curves in Fig. 8(a) ] to extract the electron temperature of the normal metal as described in detail in [72] .
Due to the huge, mm-size macroscopic leads on the NIS device, one could hope for improved off-chip nuclear demagnetization performance compared to the high impedance arrays present in the metallic Coulomb blockade thermometers. Indeed, the electron temperature drops by ≈ 30 % from ≈ 10 mK to ≈ 7 mK in Fig. 8(b) upon reducing the Cu-plate temperature down to 3 mK, compared to only a ≈ 15 % reduction in temperature in the case of the CBTs in Fig. 7(b) . The limiting factor in this case is most likely the RMS voltage noise V 2 N in the measurement leads which couples directly to the chemical potential in the normal metal and translates into an elevated temperature reading if V 2 N k B T e /e. In addition, residual perpendicular magnetic fields also lead to a drastic overestimation of the electronic temperature [72] .
Table I summarizes all the relevant system parameters such as sample mount, nuclear stage dimensions and mass, filtering, sinters and so forth for the three generations of nuclear stage installed on a wet MNK system from Leiden cryogenics (1st and 2nd generation) and on a dry LD system from Bluefors (3rd generation). In addition, an overview is given of the electron temperature measurements performed using quantum dots, NIS devices, and metallic CBTs. Details of the lowest temperature results, which were reached using CBTs on the 3rd generation stage, can be found in section V B.
The experiments discussed above show that lowmillikelvin on-chip electron temperatures can be successfully reached by magnetic refrigeration of external electrical connections. These experiments also demonstrate that the the base electron temperature is often limited by the device being measured, not the external refrigerator. In the case of quantum dots and NIS thermometers, intrinsic noise (charge fluctuations), extrinsic noise (voltage fluctuations) and residual perpendicular magnetic field (for the NIS thermometer) likely limited the lowest T e that could be resolved. In the case of CBTs, their high impedance meant that cooling through electrical connections was less effective. In the following section, we discuss how on-chip magnetic refrigeration can be used to overcome the latter challenge.
V. ON-CHIP DEMAGNETISATION REFRIGERATION
On-chip demagnetisation refrigeration uses a small quantity of refrigerant integrated onto a micro/nanoelectronic device. The refrigerant is electrically connected to the device's conduction electrons, provid- Generation stage 1st generation [71] 2nd generation [29, 72] 3rd generation [73] Refrigerator Table I . Comparison of the three different Basel nuclear stages, the first two on the same wet system and the third on a dry system. For all systems ≈ 1.5 m of uninterrupted thermocoax cable was used for the measurement wires down to the mixing chamber, at which different cold filters were mounted. For the 3rd generation, two half plates were spot welded together for the purpose of reducing eddy-current heating and two Ag sinters with 4.5 m 2 surface area were installed for each measurement lead. The lowest electron temperatures for the nuclear stage and sample are indicated in the last two rows.
ing a thermal link to the nuclear spins via hyperfine interactions between the nuclei and electrons [36, 83] . This bypasses the electron-phonon coupling bottleneck associated with cooling a sample through its electrically insulating substrate. It also bypasses the weak thermal link to off-chip wiring in high impedance devices.
The earliest observations of on-chip magnetic cooling were made where, instead of using a conventional nuclear demagnetisation refrigerant such as copper, the spin entropy was provided by electronic paramagnetism within the material of the device structure. In [84] , which is an investigation into the anomalous Hall effect in a topological insulator, an unexpected variation in the Hall bar's resistivity was found and ultimately identified as the result of unexpected temperature changes. These temperature changes arose from a magnetocaloric effect in some unknown part of the device. During experiments, the device temperature was reduced to 25 mK from a mixing chamber temperature of 40 mK. This resulted in a very low longitudinal resistance and excellent Hall conductance quantisation. Unexpected cooling has also been observed in measurements of aluminium SETs [85] . In this work, the aluminium was doped with manganese in order to suppress superconductivity, which was undesirable for good device operation. The doping was found to have the side effect of allowing demagnetisation refrigeration of the SET to 140 mK, down from the 300 mK base temperature of the 3 He cryostat in which the sample was mounted.
For on-chip cooling to a few millikelvin, the most effective approach to date uses relatively small blocks of metallic refrigerant in direct electrical connection with the circuit elements of a device. Provided the connection has a low enough electrical resistance, the conduction electrons in the device and the refrigerant are essentially a single thermal bath, cooled by demagnetisation of the refrigerant's nuclear spins. A number of demonstrations have been made using CBTs to measure electron temperature during the cooling process, at Lancaster University [52] , the University of Basel [82] and Delft University of Technology [86, 87] . The CBT is particularly well suited to the demonstration of magnetic cooling since the operation of the device itself is insensitive to the applied magnetic field [88] [89] [90] , and it can also be fabricated with conveniently sized metallic islands for the addition of refrigerant, which can be electroplated up to a thickness of ∼ 10 µm [see Fig. 9 (a) and (b)]. Electroplating is used to avoid stress build-up in the thick metal film, which often occurs with more conventional deposition techniques (e.g. sputtering or evaporation).
A. Demagnetisation cooling with only on-chip refrigerant
On-chip nuclear refrigeration was first demonstrated using 6 µm thick copper refrigerant electroplated onto the 32 × 20 metal island array of a CBT device [52] . This sample was pre-cooled to T e ≈ 9 mK using a cryogen-free dilution refrigerator, with a base temperature of 7 mK, in a 5 T magnetic field. When demagnetising from 5 T at a rate of 2.5 mT/s, the CBT conductance was seen to drop as would be expected for a falling on-chip electron temperature. Repeated experiments made with different DC biasing of the CBT confirmed that the conductance change was indeed due to a change in temperature, and not the result of electromagnetic induction. The lowest temperatures reached with such single-rate demagnetisations were T e ≈ 5 mK, significantly below the base temperature of the dilution refrigerator.
Electron temperature data from single-rate demagnetisation experiments were compared to predictions of the thermal model described in section II. The temperature of the nuclear spins was assumed to reduce adiabatically as the magnetic field was stepped down, with the electrons being cooled by heat flow to these spins in competition with the incoming heat via electron-phonon coupling and parasitic heating. The model was found to be consistent with the electron temperature data in Fig. 9 (c) and a dynamic (during the sweep) heat leak of 6.3 fW per island, also confirming that the heat flow to the nuclear spins goes as B 2 , as expected from Equ. 2. With the heat leak due to eddy-current heating going as (dB/dt) 2 [36] , it was expected that reducing the ramp rate as the demagnetisation proceeded to lower fields would lead to lower base temperatures (see also [91, 92] ). The result of this optimisation is shown by the third (red) and fourth (black) traces in Fig. 9(d) , in which the latter line shows the benefit of having a larger nuclear heat capacity if the demagnetisation is completely stopped at a higher magnetic field. Optimisation of the demagnetisation profile resulted in a slightly lower base electron temperature of 4.5 mK and a significantly longer hold time: around 1200 s below 5 mK.
As discussed in section II, the minimum possible temperature that can be reached during adiabatic demagnetisation is set by the initial entropy reduction achieved during magnetisation and precooling. As the entropy is given by Equ. 4, we see that it is favourable to maximise the value of B/T n by using larger magnetic fields and lower precooling temperatures. A similar CBT was therefore cooled in a different, Lancaster-built dilution refrigerator with an 8 T superconducting solenoid and a base temperature of 2.3 mK [93] , offering a potential five-fold improvement in B/T n over the dry cryostat. The Lancaster-built cryostat features an openable plastic mixing chamber [94] and sintered silver heat exchangers were added to the mixing chamber to help precool the CBT, as shown in Fig. 10(a) and (b) . This cryostat also has the inherent benefit of lower mechanical vibrations because there is no pulse-tube cooler, from which [95] there can be a significant additional heat leak through eddy-current heating [64, 73] and additional electrical noise [96] . The particular dilution refrigerator used for the results shown in Fig. 11 also features extensive vibration isolation and is located within a shielded room which further removes vibrations and electrical noise.
In Fig. 11(a) , we see that the transition to a colder dilution refrigerator significantly improved the base electron temperature from 4.7 mK to 2.0 mK for the unoptimised single-rate demagnetisations, and from 4.5 mK to 1.9 mK for the optimised multi-rate demagnetisations. The latter case, where a significant magnetic field was held following the demagnetisation in order to maintain significant nuclear heat capacity, also shows a much increased hold time of some 6000 s around 2 mK. These improvements are further reflected in Fig. 11(b) which shows the quantity B/T e , scaled such that its initial value is equal to unity at the start of the wet demagnetisations. As described in section II, the entropy of the system is entirely a function of B/T n , and since the electron-phonon coupling here is extremely weak compared to the electron-nuclear spin coupling, we can assume T e = T n . Figure 11 (b) therefore shows deviation from the ideal case of constant entropy, which would be represented by a straight horizontal line. There is a clear initial benefit to the use of a cryostat with a lower base temperature and higher field magnet, since this leads to a larger initial B/T e value and hence a larger entropy reduction during precooling. We also see that the optimised sweeps are able to avoid the sudden entropy change as the nuclear heat capacity is exhausted at the end of the single-rate sweeps.
Traditionally, the naturally abundant copper isotopes 63 Cu and 65 Cu, both with spin I = 3/2, have been used for large bulk demagnetisation stages capable of themselves reaching electron temperatures of 12 µK [97] and cooling liquid helium to 100 µK [98] . Copper has been widely used both due to its thermodynamic benefits, such as a relatively large nuclear magnetic moment for all isotopes and low temperature of spontaneous magnetic ordering, but also more practical considerations such as the ease at which it can be machined into a desired shape and its good availability in high purity form [36, 59] . However, there are other materials which have some benefits over copper, particularly in terms of the magnitude of the Korringa constant which determines the thermal coupling between the nuclear spins and conduction electrons.
An alternative nuclear refrigerant is indium, which has spin I = 9/2, nuclear Curie constant λ n /µ 0 = 13.8 µJKT −2 mol −1 and Korringa constant κ = 0.09 Ks. Indium therefore seems promising when compared to copper, which has smaller λ n /µ 0 = 3.22 µJKT −2 mol −1 , and hence a smaller nuclear heat capacity, and longer Korringa constant κ = 1.2 Ks [36] , meaning weaker electronnuclear spin coupling. Yet indium is mechanically soft, features an electric quadrupole interaction, which causes nuclear orientation below 300 µK [99] , and has a superconducting transition at 28 mT [100] , limiting the lowest temperatures that can be reached during demagnetisations. This means indium has seldom been used for the construction of bulk demagnetisation stages. However, for on-chip cooling, where the refrigerant is applied by electroplating, and the minimum temperatures obtained are currently above 300 µK, these limitations are not ne- have demonstrated on-chip magnetic cooling using 25 µm thick, on-chip indium refrigerant blocks [86] . These blocks were electroplated onto a CBT consisting of a 35 × 15 array of metallic islands. Precooling was performed using a 'wet' dilution refrigerator equipped with a 12.8 T magnet and reached an initial electron temperature of 16 mK. Following a demagnetisation at a rate of 0.4 mT/s, a minimum electron temperature of 3.2 mK was obtained at a field of 2 T, followed by rapid warming to above the initial electron temperature when the magnetic field ramp was stopped at 40 mT, similar to what was observed for the unoptimised field sweeps in the copper experiments. For both the indium and copper on-chip demagnetisations, the minimum electron temperature was found to be heavily influenced by the heat leak into the electrons on each of the CBT islands. This is particularly important since the CBT islands were permanently linked to the mixing chamber of the dilution refrigerator via the electron-phonon coupling and conduction through the measurement leads, with no controllable heat switch to break this link during the demagnetisation. While this makes for easy construction of the cooling platform, a penalty is paid in terms of the continuous heat input, particularly from phonons, when the CBT electrons are cooled significantly below the temperature of the fridge. Therefore, one approach for improving the minimum electron temperatures is to thermally isolate the device using a heat switch [101] and to cool the environment surrounding the CBT chip. This has been performed by combining the on-chip demagnetisations with demagnetisation of both the incoming measurement lines and the box the sample is mounted in, as described below.
B. Magnetic cooling with on-chip and off-chip refrigerant
Coulomb blockade thermometers with on-chip copper refrigerant have been studied in Basel using the 3rd generation magnetic refrigeration stage on a Bluefors LD dilution refrigerator (see section IV and table I for details). In this case, the heat-leak into the cold on-chip islands is reduced by ensuring that substrate phonons and the offchip wiring are also cooled below the base temperature of the dilution refrigerator.
While dry dilution refrigerators, such as the Bluefors LD, seem to be the future path of low temperature physics, with obvious advantages compared to wet systems such as lower operating costs and independence of the worlds helium production, there are also disadvantages. Stronger magnets are available for wet systems due to the more efficient cooling when immersing the magnet directly into liquid helium. Furthermore, the pulse tube coolers used in dry systems introduce higher levels of vibrations, which is detrimental for adiabatic nuclear demagnetization experiments due to vibration induced eddy current heating. It is these vibrations that result in relatively high CBT precooling temperatures in these experiments, as shown in Figs. 12,13 . This is the current bottleneck for this setup.
In contrast to previous experiments using the Basel refrigeration stages, here the sample is placed inside a small copper box which is mounted directly onto a nuclear refrigerator while using two other NRs as sample leads. This allows for direct on-chip demagnetization of the copper electroplated CBT islands in addition to off-chip demagnetization. The CBTs are operated in secondary mode, i.e. recording only the zero bias conductance during demagnetization. While this method requires high temperature calibration it comes with the advantage that no DC current passes through the device which otherwise would lead to Joule heating effects. In fact, a single bias trace after demagnetization is sufficient to destroy the nuclear polarization in the Cu-plated CBT islands that was built up during precooling at large magnetic field. The Joule heating effect is already visible at the lowest temperatures obtained in continuous mode operation of the dilution refrigerator without demagnetization, as demonstrated in [33, 82] .
The inset in Fig. 12(a) shows the relative conductance dip size δg = 1 − g(V SD )/g T as a function of Cuplate temperature, where g(V SD ) is the differential conductance as a function of applied source-drain bias V SD and g T the temperature-independent high-bias differential conductance. The relative conductance dip size can be approximated by δg = u/6 − u 2 /60 + u 3 /630 where u = E C /(k B T CBT ) [30] . Therefore a fit to δg in the high temperature regime where T CBT = T Cu allows one to extract the charging energy E C as the only free fit parameter. Subsequently, any measured conductance dip can be converted back to an electronic temperature T CBT using the previously determined charging energy. The CBT agrees very well with the Cu-plate temperature and only starts to deviate slightly at low temperatures, reaching T CBT = 9.7 mK at T Cu = 8.1 mK. Here, for the third generation nuclear stage the Cu-plate temperature is determined directly by noise thermometry. In order to do so a gradiometer (non-inductive coil with 20 clockwise turns following 20 counter clockwise turns) is used to measure the magnetic noise created by the Brownian motion of electrons within a massive 5N silver wire spot-welded to a NR, see Fig. 4 . The superconducting wires from the gradiometer are then fed through concentric Nb and NbTi shields up to the 4K stage where a superconducting quantum interference device (SQUID) is used to amplify the small voltage fluctuations. See [73] for more details on this noise thermometry setup.
When precooling the device at a large magnetic field in Fig. 12(b) , the CBT reaches a temperature of 24 mK after more than 60 h precooling time, significantly higher than the mixing chamber temperature T MC and Cu-plate temperature T Cu , which both saturate just below 10 mK. The high precooling temperature is limited by pulse tube vibrations leading to either eddy current induced heating in the CBT islands and/or voltage fluctuations in the measurement wires that are then dissipated through Joule heating in the sample. The pulse tube vibrations are clearly visible in voltage noise measurements across the device (see supplemental information in [82] ) showing up as frequency combs with a 1.4 Hz spacing inbetween peaks. In the subsequent demagnetization step in Fig. 12 (c) the CBT temperature drops by a factor of 8.6, reaching 2.8 mK at the end of the adiabatic demagnetization. After completing the demagnetization, the CBT immediately starts to warm up in Fig. 12(d) , reaching equilibrium at T CBT = 7.5 mK after roughly 8 h while the external NRs remain at microkelvin temperatures. This highlights the importance of on-chip demagnetization for metallic Coulomb blockade thermometers, and the thermal isolation of the on-chip islands from the off-chip wiring.
In an initial attempt to reduce parasitic heating caused by the pulse tube vibrations, additional fixing mechanisms were introduced, shown in Fig. 13(a) . Insulating screws made from PEEK (polyether ether ketone) were used to attach the support structure of the parallel network of nuclear stages with respect to the mixing chamber radiation shield, and a second set of PEEK screws fixed the still radiation shield with respect to the mixing chamber shield.
The CBT device investigated here is nominally the same as in Fig. 12 , but mounted perpendicular to the demagnetisation field in contrast to the measurements shown in Fig. 12 . The high temperature calibration required for operating the device as a secondary thermometer is shown in the inset of Fig. 13(b) , giving a charging energy of E C = 6.72 ± 0.04 mK. Fixing the NRs with respect to MC and still shields, together with an increased precooling time of 140 h results in a CBT temperature of 20.3 mK at the beginning of the adiabatic nuclear demagnetization. In addition, compared to the results in Fig. 12 , the ratio of initial and final electron temperature increased from 8.6 to 11.3, giving a final CBT temperature of T CBT = 1.8 mK in the Bluefors LD system [102] .
On-and off-chip demagnetisation refrigeration have also been combined by Sarsby et al. at Delft University of Technology, but with indium as the refrigerant [87] . They employed indium refrigerant blocks electroplated on the islands of a CBT, similar to that used for the on-chip indium investigation [86] , but with each of the four electrical measurement lines also passing through a macroscopic indium block in the fridge. Both the CBT and the lead NRs were precooled in a 'wet' dilution refrigerator in a magnetic field of 12 T over a period of approximately 7 days, giving a starting temperature of 13 mK. After this, the authors employed a continuously variable demagnetisation rate, proportional to magnetic field, in order to balance the available nuclear cooling power against the eddy current heating. When the demagnetisation ended, at a final field of 100 mT, the CBT electron temperature was 420 µK. The electron temperature then remained below 700 µK for some 85 hours, owing to a small heat leak of 27 aW per island.
VI. CONCLUSIONS AND OPEN QUESTIONS
Techniques for cooling micro/nanoelectronic devices to ultralow temperatures have progressed significantly in the last five years, largely through the development of new experimental methods based on nuclear demagnetisation refrigeration. By using multiple, macroscopic demagnetisation refrigerators to cool the substrate and electrical contacts of a device, and by incorporating microscopic volumes of nuclear refrigerant into a device structure, it is now possible to produce and measure low-and sub-millikelvin electron temperatures on-chip. The continuing development of immersion cells cooled by demagnetisation refrigeration may also provide a solution, particularly for very low impedance devices. Despite these advances, the sensitivity of on-chip electrons to parasitic heating and electrical noise mean that it is still experimentally challenging to get the electrons cold and to perform accurate thermometry. Coulomb blockade thermometers have proven to be an excellent testbed for new cooling techniques, as they provide both reliable thermometry and a degree of built-in protection against electrical noise. It is an open question how these new cooling techniques can be applied effectively to other types of device. Based on the work to-date, it seems unlikely that one single approach to cooling will be effective for every type of micro/nanoelectronic device or sample. It also seems inevitable that careful consideration and design of the on-chip thermal environment will be needed for any experiment where sub-millikelvin electron temperatures are required.
